

CSE 390B, Winter 2023

Building Academic Success Through Bottom-Up Computing


Bloom's Taxonomy & Sequential Logic

Bloom's Taxonomy, Storing Data: The Bit, Representing and Building Memory, Program Counter (PC) Overview


Lecture Outline

- ❖ **Bloom's Taxonomy**
 - **Applying Higher Levels of Cognition to Learning**
- ❖ Storing Data: The Bit
 - Bit Overview and Implementation
- ❖ Representing and Building Memory
 - Array Abstraction, Building From the Bit
- ❖ Program Counter (PC) Overview
 - Control Flow of Computer Programs

Bloom's Taxonomy



Bloom's Taxonomy in Action: CSE 143




Bloom's Taxonomy Discussion

In groups, discuss the following points:

- ❖ Identify various aspects of your academic responsibilities as a UW student (e.g., attending lecture) and categorize them in one of the levels on Bloom's Taxonomy

- ❖ Discuss how you can practically engage in higher-order levels of thinking in Bloom's Taxonomy




Lecture Outline

- ❖ Bloom's Taxonomy
 - Applying Higher Levels of Cognition to Learning
- ❖ **Storing Data: The Bit**
 - **Bit Overview and Implementation**
- ❖ Representing and Building Memory
 - Array Abstraction, Building From the Bit
- ❖ Program Counter (PC) Overview
 - Control Flow of Computer Programs


Computer Overview

- ❖ CPU is the “brain” of our computer
 - Does necessary computations (add, subtract, multiply, etc.)
- ❖ Memory is used to store values for later use
 - Requires persistence across multiple computations
 - Needs to change values at our discretion



The Data Flip-Flop Gate



- ❖ Simplest state-keeping component
 - 1-bit input, 1-bit output
 - Wired to the clock signal
 - Always outputs its previous input: $\text{out}(t) = \text{in}(t-1)$
- ❖ Implementation: a gate that can flip between two stable states (remembering 0 vs. remembering 1)
 - Gates with this behavior are “Data Flip Flops” (DFFs)



Aside: Treating the DFF as a Primitive

- ❖ Disclaimer: DFFs can be made from Nand gates exclusively
 - But requires wiring them together in a “messy” loop that the hardware simulator can't simulate and isn't very educational
- ❖ For simplicity, we will treat the DFF as a primitive in the projects
 - Just like Nand, you can use the built-in implementation

Data Flip-Flop (DFF) Behavior




Sequential Chips

- ❖ A category of chips that utilize the clock signal, in addition to any combinational logic
- ❖ Capable of:
 - Maintaining state
 - Optionally, acting on that state and the current inputs
 - Can incorporate combinational logic as well
- ❖ Constructed from:
 - DFFs
 - Combinational logic (which is entirely constructed from Nand)


Sequential Chips

$$\text{output}(t) = f(\text{state}(t-1), \text{input}(t))$$



D Flip-Flop: Time Series

❖ DFF Specification:




$$\text{out}(t) = \text{in}(t-1)$$

in	0	0	1	1	0	1	0	...
out	0	0	0	1	1	0	1	...
time	t=0	t=1	t=2	t=3	t=4	t=5	t=6	...

Example: $\text{out}(t=3) = \text{in}(t=2)$


Storing Data: The Bit

- ❖ A Flip-Flop changes state *every* clock cycle
- ❖ We will build the abstraction of a “Bit” that only changes when we instruct it to




```
if load(t-1)    out(t) = in(t-1)
else            out(t) = out(t-1)
```

Bit Behavior




```
if load(t-1)
else
```

```
out(t) = in(t-1)
out(t) = out(t-1)
```




Bit Behavior



```
if load(t-1)
else
```

```
out(t) = in(t-1)
out(t) = out(t-1)
```



Bit Time Series

❖ Bit Specification:

if $\text{load}(t-1)$: $\text{out}(t) = \text{in}(t-1)$
 else: $\text{out}(t) = \text{out}(t-1)$

load	1	0	0	1	1	1	0	...
in	1	0	0	0	1	0	1	...
out	0	1	1	1	0	1	0	...
time	t=0	t=1	t=2	t=3	t=4	t=5	t=6	...

❖ Example 1: $\text{load}(t=0) == 1$, so $\text{out}(t=1) = \text{in}(t=0)$

Bit Time Series

❖ Bit Specification:

if (load(t-1)): out(t) = in(t-1)
 else: out(t) = out(t-1)

load	1	0	0	1	1	1	0	...
in	1	0	0	0	1	0	1	...
out	0	1	1	1	0	1	0	...
time	t=0	t=1	t=2	t=3	t=4	t=5	t=6	...

❖ Example 1: load(t=0) == 1, so out(t=1) = in(t=0)

❖ Example 2: load(t=2) == 0, so out(t=3) = out(t=2)

[← Lecture 6: Bloom's Taxonomy & Building Memory](#)

Respond at Pollev.com/cse390b

Text **CSE390B** to **22333** once to join, then **A, B, C, D, or E**

Which gates will we need to implement a Bit?
Select all that apply.

Mux	A
Xor	B
And	C
DFF	D
We're lost...	E

Total Results: 0

Powered by  **Poll Everywhere**




Implementing a Bit

- ❖ Bit Specification:

```
if load(t-1)    out(t) = in(t-1)
else           out(t) = out(t-1)
```
- ❖ Exercise: fill in the connections to the gates to create a circuit diagram of Bit

Implementing a Bit

- ❖ Bit Specification:
$$\begin{array}{ll} \text{if } \text{load}(t-1) & \text{out}(t) = \text{in}(t-1) \\ \text{else} & \text{out}(t) = \text{out}(t-1) \end{array}$$
- ❖ Exercise: fill in the connections to the gates to create a circuit diagram of Bit



Lecture Outline

- ❖ Bloom's Taxonomy
 - Applying Higher Levels of Cognition to Learning
- ❖ Storing Data: The Bit
 - Bit Overview and Implementation
- ❖ **Representing and Building Memory**
 - **Array Abstraction, Building From the Bit**
- ❖ Program Counter (PC) Overview
 - Control Flow of Computer Programs

Memory Representation

- ❖ Memory can be abstracted as one huge array
- ❖ **Addresses** are indices into different memory slots
 - The width of an address is fixed for the system
 - The nand2tetris project will use 16-bit addresses
- ❖ Each **value** in memory takes up a fixed width
 - Not the same as address width
 - The nand2tetris project uses 16-bit slots (values) in memory

Memory Representation

- ❖ Can read and write to memory by specifying an address
 - More details next week
- ❖ Example: $\mathbf{x = memory[01\dots00]}$
 - Reads the value in memory at address $01\dots00$ and stores it in \mathbf{x}
- ❖ Example: $\mathbf{memory[01\dots00] = 7}$
 - Writes the value 7 in the memory slot at address $01\dots00$

Building Memory: Register

- ❖ Bits store a single value (0 or 1)
 - In memory, we need to store 16-bit values
- ❖ Registers are conceptually the same as a Bit
 - Allows us to store and change 16-bit values
 - Groups together 16 individual bits that share a load signal

```
// if (load(t-1)): out(t) = in(t-1)
//                else: out(t) = out(t-1)
```

```
CHIP Register {
    IN in[16], load;
    OUT out[16];
    ...
}
```

RAM: Random Access Memory

- ❖ Abstraction of Computer Memory: just a giant array
- ❖ Goal: create hardware that can provide that abstraction

	24	25	26	27	28	29	30	31	
	11000	11001	11010	11011	11100	11101	11110	11111	
...	0	0	-1	25	124	0	9	-15	...
	0000000	0000000	1111111	0011001	1111100	0000000	0001001	1110001	


- ❖ Key attribute of arrays: “random access” lets us index into them at any point

```
memory[26] = -1;
```

Building Memory: RAM8 From Registers

❖ RAM interface:

- **address:** address used to specify memory slot
- **in:** 16-bit input used to update specified memory slot if load is 1
- **load:** if 1, then in should be written to specified memory slot
- **out:** 16-bit output from the slot specified by address



❖ RAM8 can be built from 8 registers

- address width is $\log_2(8) = 3$ bits


Building Memory: RAM8 From Registers

❖ Step 1: Route **in** to every register

- We don't want to update every register, however
- Solution: choose which register to enable with **address**

❖ Step 2: Choose which register to use for the output

- ❖ When we think about making *choices* in hardware, we want to think about Mux and DMux



Building Memory: The Rest of RAM


- ❖ After RAM8, can build larger RAM chips from a combination of smaller RAM chips
 - For example, RAM64 can be built using eight RAM8 chips
- ❖ Technique is similar to RAM8 but will have to use different portions of the address
- ❖ The blocks section of the reading will be helpful
 - For example, can think of each RAM8 as a block of RAM64

Lecture Outline

- ❖ Bloom's Taxonomy
 - Applying Higher Levels of Cognition to Learning
- ❖ Storing Data: The Bit
 - Bit Overview and Implementation
- ❖ Representing and Building Memory
 - Array Abstraction, Building From the Bit
- ❖ **Program Counter (PC) Overview**
 - **Control Flow of Computer Programs**

Program Counter (PC)


- ❖ Memory is used to store data as well as code
- ❖ Instructions and operations are stored at different addresses in memory
- ❖ Program Counter in the CPU keeps track of which address contains the instruction that should be executed next



Program Counter (PC)

- ❖ Keeps track of what instruction we are executing
 - If the PC outputs 24, on the next clock cycle the computer runs the instruction at address 24 in the code segment
- ❖ Program counter specification:

```
if      (reset[t] == 1) out[t+1] = 0
else if (load[t] == 1)  out[t+1] = in[t]
else if (inc[t] == 1)  out[t+1] = out[t] + 1
else                  out[t+1] = out[t]
```



Project 4 Overview

- ❖ Part I: Cornell Note-taking
 - Practice taking detailed notes in another class
 - Think critically about the technique
- ❖ Part II: Building Memory
 - Memory & Sequential Logic: Build our first sequential chips, from a 1-bit register to a 16K RAM module
 - Program Counter: Build counter that tracks where we are in a program, with support for several operations we'll need later
 - *Note: Folder split for performance reasons only*
- ❖ Part III: Project 4 Reflection

Post-Lecture 6 Reminders

- ❖ **Project 3 due tonight (1/19) at 11:59pm**
- ❖ Project 4 (Cornell Note-taking & Building Memory) released today, due next Thursday (1/26) at 11:59pm
- ❖ Eric has office hours after class in CSE2 153
 - Feel free to post your questions on the Ed board as well